· Daily Matrices
· DAC Pavilion Panels
· Business Day@DAC
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Interoperability
· UML for SoC Design
· Women's Workshop

· Structured ASICs
· Power Minimization





THURSDAY, June 10, 2004, 4:30 PM - 6:00 PM | Room: 6A
TOPIC AREA:  POWER

   SESSION 51
  Energy and Thermal-Aware Design
  Chair: Jihong Kim - Seoul National Univ., Seoul, Republic of Korea
  Organizers: Chaitali Chakrabarti, Sarma B. Vrudhula

  This session covers two different aspects of energy minimization in electronic systems. The first two papers investigate the limits of DVS scaling and the applicability of DVS to gate arrays. The last two papers deal with thermal modeling and the effects of temperature on Vdd and Vth.

    51.1   Theoretical and Practical Limits of Dynamic Voltage Scaling
  Speaker(s): Bo Zhai - Univ. of Michigan, Ann Arbor, MI
  Author(s): Bo Zhai - Univ. of Michigan, Ann Arbor, MI
David Blaauw - Univ. of Michigan, Ann Arbor, MI
Dennis Sylvester - Univ. of Michigan, Ann Arbor, MI
Krisztian Flautner - ARM Ltd., Cambridge, United Kingdom
    51.2sEnabling Energy Efficiency in Via-Patterned Gate Array Devices
  Speaker(s): Reed Taylor - Carnegie Mellon Univ., Pittsburgh, PA
  Author(s): Reed Taylor - Carnegie Mellon Univ., Pittsburgh, PA
Herman Schmit - Tabula, Inc., Mountain View, CA
    51.3Compact Thermal Modeling for Temperature-Aware Design
  Speaker(s): Wei Huang - Univ. of Virginia, Charlottesville, VA
  Author(s): Wei Huang - Univ. of Virginia, Charlottesville, VA
Mircea R. Stan - Univ. of Virginia, Charlottesville, VA
Kevin Skadron - Univ. of Virginia, Charlottesville, VA
Karthik Sankaranarayanan - Univ. of Virginia, Charlottesville, VA
Shougata Ghosh - Univ. of Virginia, Charlottesville, VA
Sivakumar Velusamy - Univ. of Virginia, Charlottesville, VA
    51.4sSimultaneous Optimization of Supply and Threshold Voltages for Low-Power and High-Performance Circuits in the Leakage Dominant Era
  Speaker(s): Anirban Basu - Univ. of California, Santa Barbara, CA
  Author(s): Anirban Basu - Univ. of California, Santa Barbara, CA
Sheng-Chih Lin - Univ. of California, Santa Barbara, CA
Vineet Wason - University of California, Santa Barbara, CA
Amit Mehrotra - Berkeley Design Automation Inc.,, Santa Clara , CA
Kaustav Banerjee - Univ. of California, Santa Barbara, CA